Moritz Lipp (@mlqxyz) Michael Schwarz (@misc0110) Daniel Gruss (@lavados)

## Meltdown Basics, Details, Consequences

Black Hat USA 2018 9 August, 2018 - Las Vegas, NV, USA Who am I?





### **Moritz Lipp**

PhD student @ Graz University of Technology

- У @mlqxyz
- 🐱 moritz.lipp@iaik.tugraz.at

Who am I?





#### **Michael Schwarz**

PhD student @ Graz University of Technology

- ♥ @misc0110
- michael.schwarz@iaik.tugraz.at

Who am I?





#### **Daniel Gruss**

PostDoc @ Graz University of Technology

- ♥ @lavados
- 🗹 daniel.gruss@iaik.tugraz.at

Team






- Anders Fogh
- Daniel Genkin
- Werner Haas
- Mike Hamburg
- Jann Horn
- Paul Kocher
- Stefan Mangard
- Thomas Prescher
- Yuval Yarom

## Let's Read Kernel Memory from User Space!










• Find something human readable, e.g., the Linux version





char data = \*(char\*) 0xfffffff81a000e0; printf("%c\n", data);









segfault at fffffff81a000e0 ip 000000000400535
 sp 00007ffce4a80610 error 5 in reader





segfault at fffffff81a000e0 ip 000000000400535
 sp 00007ffce4a80610 error 5 in reader

• Kernel addresses are of course not accessible





segfault at fffffff81a000e0 ip 000000000400535
 sp 00007ffce4a80610 error 5 in reader

- Kernel addresses are of course not accessible
- Any invalid access throws an exception  $\rightarrow \ensuremath{\textit{segmentation}}\xspace$  fault





• Just catch the segmentation fault!





- Just catch the segmentation fault!
- We can simply install a signal handler





- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue





- Just catch the segmentation fault!
- We can simply install a signal handler
- And if an exception occurs, just jump back and continue
- Then we can read the value

# THAT'S NOT HOW THIS WORKS







• Still no kernel memory





- Still no kernel memory
- Privilege checks seem to work





- Still no kernel memory
- Privilege checks seem to work
- Maybe it is not that straight forward






- Still no kernel memory
- Privilege checks seem to work
- Maybe it is not that straight forward
- Back to the drawing board


## **Operating Systems 101**






• Kernel is isolated from user space





- Kernel is isolated from user space
- This isolation is a combination of hardware and software





- Kernel is isolated from user space
- This isolation is a combination of hardware and software
- User applications cannot access anything from the kernel





• CPU support virtual address spaces to isolate processes





- CPU support virtual address spaces to isolate processes
- Physical memory is organized in page frames






- CPU support virtual address spaces to isolate processes
- Physical memory is organized in page frames
- Virtual memory pages are mapped to page frames using page tables


## Address Translation on x86-64





## Address Translation on x86-64











• User/Supervisor bit defines in which privilege level the page can be accessed





• Kernel is typically mapped into every address space





- Kernel is typically mapped into every address space
- Entire physical memory is mapped in the kernel

## Loading an address





## Loading an address




























## Side-channel Attacks




· Safe software infrastructure does not mean safe execution






- · Safe software infrastructure does not mean safe execution
- Information leaks because of the underlying hardware



### Side-channel Attacks




- Safe software infrastructure does not mean safe execution
- Information leaks because of the underlying hardware
- Exploit unintentional information leakage by side-effects



### Side-channel Attacks




- · Safe software infrastructure does not mean safe execution
- Information leaks because of the underlying hardware
- Exploit unintentional information leakage by side-effects






## **Caches and Cache Attacks**






# printf("%d", i); printf("%d", i);




































#### **Memory Access Latency**














































## Microarchitecture



• Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)









- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Serves as the interface between hardware and software





- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Serves as the interface between hardware and software
- Microarchitecture is an actual implementation of the ISA





- Instruction Set Architecture (ISA) is an abstract model of a computer (x86, ARMv8, SPARC, ...)
- Serves as the interface between hardware and software
- Microarchitecture is an actual implementation of the ISA





IF	ID	EX	MEM	WB				
	IF	ID	EX	MEM	WB			
		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

- Instructions are...
  - fetched (IF) from the L1 Instruction Cache



IF	ID	EX	MEM	WB				
	IF	ID	EX	MEM	WB			
		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

- Instructions are...
  - fetched (IF) from the L1 Instruction Cache
  - decoded (ID)



IF	ID	EX	MEM	WB				
	IF	ID	EX	MEM	WB			
		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

- Instructions are...
  - fetched (IF) from the L1 Instruction Cache
  - decoded (ID)
  - executed (EX) by execution units



IF	ID	EX	MEM	WB				
	IF	ID	EX	MEM	WB			
		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
				IF	ID	EX	MEM	WB

- Instructions are...
  - fetched (IF) from the L1 Instruction Cache
  - decoded (ID)
  - executed (EX) by execution units
- Memory access is performed (MEM)



IF	ID	EX	MEM	WB				
	IF	ID	EX	MEM	WB			
		IF	ID	EX	MEM	WB		
			IF	ID	EX	MEM	WB	
				IF	ID	ΕX	MEM	WB

- Instructions are...
  - fetched (IF) from the L1 Instruction Cache
  - decoded (ID)
  - executed (EX) by execution units
- Memory access is performed (MEM)
- Architectural register file is updated (WB)



• Instructions are executed in-order




- Instructions are executed in-order
- Pipeline stalls when stages are not ready




- Instructions are executed in-order
- Pipeline stalls when stages are not ready
- If data is not cached, we need to wait












Instructions are

fetched and decoded in the front-end






Instructions are

- fetched and decoded in the front-end
- dispatched to the backend






Instructions are

- fetched and decoded in the front-end
- dispatched to the backend
- processed by individual execution units






Instructions

are executed out-of-order






#### Instructions

- are executed out-of-order
- wait until their dependencies are ready






#### Instructions

- are executed out-of-order
- wait until their dependencies are ready
  - Later instructions might execute prior earlier instructions






#### Instructions

- are executed out-of-order
- wait until their dependencies are ready
  - Later instructions might execute prior earlier instructions
- retire in-order






#### Instructions

- are executed out-of-order
- wait until their dependencies are ready
  - Later instructions might execute prior earlier instructions
- retire in-order
  - State becomes architecturally visible






#### Instructions

- are executed out-of-order
- wait until their dependencies are ready
  - Later instructions might execute prior earlier instructions
- retire in-order
  - State becomes architecturally visible
- Exceptions are checked during retirement





#### Instructions

- are executed out-of-order
- wait until their dependencies are ready
  - Later instructions might execute prior earlier instructions
- retire in-order
  - State becomes architecturally visible
- Exceptions are checked during retirement
  - Flush pipeline and recover state

# The state does not become architecturally visible but ...

# The state does not become architecturally visible but ...





New code

```
*(volatile char*) 0;
array[84 * 4096] = 0;
```





New code

```
*(volatile char*) 0;
array[84 * 4096] = 0;
```

volatile because compiler was not happy

warning: statement with no effect [-Wunused-value]
 \*(char\*)0;






New code

```
*(volatile char*) 0;
array[84 * 4096] = 0;
```

• volatile because compiler was not happy

warning: statement with no effect [-Wunused-value]
 \*(char\*)0;

 Static code analyzer is still not happy warning: Dereference of null pointer \*(volatile char\*)0;











• Flush+Reload over all pages of the array







• Flush+Reload over all pages of the array




• "Unreachable" code line was actually executed





• Flush+Reload over all pages of the array



- "Unreachable" code line was actually executed
- Exception was only thrown afterwards





Out-of-order instructions leave microarchitectural traces





- Out-of-order instructions leave microarchitectural traces
  - We can see them for example in the cache





- Out-of-order instructions leave microarchitectural traces
  - We can see them for example in the cache
- Give such instructions a name: transient instructions






- Out-of-order instructions leave microarchitectural traces
  - We can see them for example in the cache
- Give such instructions a name: transient instructions
- We can indirectly observe the execution of transient instructions













• Add another layer of indirection to test

```
char data = *(char*) 0xfffffff81a000e0;
array[data * 4096] = 0;
```





• Add another layer of indirection to test


```
char data = *(char*) 0xfffffff81a000e0;
array[data * 4096] = 0;
```

• Then check whether any part of array is cached





• Flush+Reload over all pages of the array




• Index of cache hit reveals data





• Flush+Reload over all pages of the array



- Index of cache hit reveals data
- Permission check is in some cases not fast enough



Meltdown





• Using out-of-order execution, we can read data at any address

Meltdown





- Using out-of-order execution, we can read data at any address
- Index of cache hit reveals data

Meltdown





- Using out-of-order execution, we can read data at any address
- Index of cache hit reveals data
- Permission check is in some cases not fast enough

Meltdown





- Using out-of-order execution, we can read data at any address
- Index of cache hit reveals data
- Permission check is in some cases not fast enough
- Entire physical memory is typically accessible through kernel space



#### Demo



• Basic Meltdown code leads to a crash (segfault)



- Basic Meltdown code leads to a crash (segfault)
- How to prevent the crash?



- Basic Meltdown code leads to a crash (segfault)
- How to prevent the crash?



Fault Handling



Fault Suppression



Prevention



• Intel TSX to suppress exceptions instead of signal handler


```
if(xbegin() == XBEGIN STARTED) {
 arrav[secret * 4096] = 0:
 xend():
}
for (size t i = 0; i < 256; i++) {</pre>
 if (flush and reload(arrav + i * 4096) == CACHE HIT) {
   printf("%c\n". i):
 }
```



· Speculative execution to prevent exceptions


```
int speculate = rand() % 2;
((size t)&zero * (1 - speculate));
if(!speculate) {
 char secret = *(char*) address:
 array[secret * 4096] = 0:
}
for (size t i = 0: i < 256: i++) {</pre>
 if (flush_and_reload(array + i * 4096) == CACHE HIT) {
   printf("%c\n", i);
```






• Improve the performance with a NULL pointer dereference





• Improve the performance with a NULL pointer dereference


```
if(xbegin() == XBEGIN_STARTED) {
 *(volatile char*) 0;
 char secret = *(char*) 0xfffffff81a000e0;
 array[secret * 4096] = 0;
 xend();
}
```



# WHAT IF I TOLD YOU


## YOU CAN LEAK THE ENTIRE MEMORY





 Assumed that one can only read data stored in the L1 with Meltdown





- Assumed that one can only read data stored in the L1 with Meltdown
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value

#### **Uncached memory**





- Assumed that one can only read data stored in the L1 with Meltdown
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
  - Target data is not in the L1 cache of the attacking core





- Assumed that one can only read data stored in the L1 with Meltdown
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
  - Target data is not in the L1 cache of the attacking core
- We can still leak the data at a lower reading rate






- Assumed that one can only read data stored in the L1 with Meltdown
- Experiment where a thread flushes the value constantly and a thread on a different core reloads the value
  - Target data is not in the L1 cache of the attacking core
- We can still leak the data at a lower reading rate
- Meltdown might implicitly cache the data




• Mark pages in page tables as UC (uncachable)





- Mark pages in page tables as UC (uncachable)
  - Every read or write operation will go to main memory





ŗ	П	Г	Г	Г	П	Г	Į
Ę	<b>Г</b>	[]	[]		<u> </u>	[]	ļ

- Mark pages in page tables as UC (uncachable)
  - Every read or write operation will go to main memory
- If the attacker can trigger a legitimate load (system call, ...) on the same CPU core, the data still can be leaked



ŗ	Г	n	П	П	Г	П	ļ
ç	Г	Г	Г	Г	ſ	Г	Į
·				ىتىرە			· ·

- Mark pages in page tables as UC (uncachable)
  - Every read or write operation will go to main memory
- If the attacker can trigger a legitimate load (system call, ...) on the same CPU core, the data still can be leaked
- Meltdown might read the data from one of the fill buffers



ŗ	П	П	П	П	Г	П	Ţ
Ş	[]	<b>[</b> ]	[]		<u> </u>	0	ļ

- Mark pages in page tables as UC (uncachable)
  - Every read or write operation will go to main memory
- If the attacker can trigger a legitimate load (system call, ...) on the same CPU core, the data still can be leaked
- Meltdown might read the data from one of the fill buffers
  - as they are shared between threads running on the same core

### So you can dump the entire memory.

## So you can dump the entire memory. But it takes ages?





• Dumping the entire physical memory takes some time





- Dumping the entire physical memory takes some time
  - Not very practical in most scenarios





- Dumping the entire physical memory takes some time
  - Not very practical in most scenarios
- Can we mount more targeted attacks?





• Open-source utility for disk encryption





- Open-source utility for disk encryption
- Fork of TrueCrypt





- Open-source utility for disk encryption
- Fork of TrueCrypt
- Cryptographic keys are stored in RAM





- Open-source utility for disk encryption
- Fork of TrueCrypt
- Cryptographic keys are stored in RAM
  - With Meltdown, we can extract the keys from DRAM

#### Demo



• De-randomize KASLR to access internal kernel structures





- De-randomize KASLR to access internal kernel structures
- Locate a known value inside the kernel, e.g., Linux banner





- De-randomize KASLR to access internal kernel structures
- Locate a known value inside the kernel, e.g., Linux banner
  - Start at the default address according to the symbol table of the running kernel





- De-randomize KASLR to access internal kernel structures
- Locate a known value inside the kernel, e.g., Linux banner
  - Start at the default address according to the symbol table of the running kernel
  - Linux KASLR has an entropy of 6 bits  $\Rightarrow$  only 64 possible randomization offsets








- De-randomize KASLR to access internal kernel structures
- Locate a known value inside the kernel, e.g., Linux banner
  - Start at the default address according to the symbol table of the running kernel
  - Linux KASLR has an entropy of 6 bits  $\Rightarrow$  only 64 possible randomization offsets
- Difference between the found address and the non-randomized base address is the randomization offset





• Linux manages all processes in a linked list







- Linux manages all processes in a linked list
- Head of the list is stored at init\_task structure

# Locating the victim process





- Linux manages all processes in a linked list
- Head of the list is stored at init\_task structure
  - At a fixed offset that varies only among kernel builds

# Locating the victim process





- Linux manages all processes in a linked list
- Head of the list is stored at init\_task structure
  - At a fixed offset that varies only among kernel builds
- Each task list structure contains a pointer to the next task and
  - PID of the task
  - name of the task
  - Root of the multi-level page table





• Resolve physical address using paging structures





- Resolve physical address using paging structures
- Read the content using the direct-physical map





- Resolve physical address using paging structures
- Read the content using the direct-physical map
- Enumerate all mapped pages and dump entire process memory





- Resolve physical address using paging structures
- Read the content using the direct-physical map
- Enumerate all mapped pages and dump entire process memory
- Location of the key known, we can just dump the key directly





• aeskeyfind to extract AES keys from the memory dump





- aeskeyfind to extract AES keys from the memory dump
  - pytruecrypt to decrypt disk image using the extracted key





- aeskeyfind to extract AES keys from the memory dump
- pytruecrypt to decrypt disk image using the extracted key
- Affects every application that stores its secret in DRAM

# Who is affected?





• Intel: Almost every CPU









- Intel: Almost every CPU
- AMD: Seems not to be affected





.....

- Intel: Almost every CPU
- AMD: Seems not to be affected
- ARM: Only the Cortex-A75





•••		<mark>.</mark>
•••		
•••		ت ا
	11111	

- Intel: Almost every CPU
- AMD: Seems not to be affected
- ARM: Only the Cortex-A75
- IBM: System Z, Power Architecture, POWER8 and POWER9





- Intel: Almost every CPU
- AMD: Seems not to be affected
- ARM: Only the Cortex-A75
- IBM: System Z, Power Architecture, POWER8 and POWER9
- Apple: All Mac and iOS devices





• But there are other CPU manufacturers as well ...





Samsung Galaxy S7

• Exynos Mongoose M1 CPU Architecture





- Exynos Mongoose M1 CPU Architecture
  - Custom CPU core in the Exynos 8 Octa (8890)





- Exynos Mongoose M1 CPU Architecture
  - Custom CPU core in the Exynos 8 Octa (8890)
  - Perceptron Branch Prediction





- Exynos Mongoose M1 CPU Architecture
  - Custom CPU core in the Exynos 8 Octa (8890)
  - Perceptron Branch Prediction
  - Full Out-of-Order Instruction Execution





- Exynos Mongoose M1 CPU Architecture
  - Custom CPU core in the Exynos 8 Octa (8890)
  - Perceptron Branch Prediction
  - Full Out-of-Order Instruction Execution
    - Full Out-of-Order loads and stores

# Demo





#### Samsung Galaxy S7

• Luckily they already fixed it





#### Samsung Galaxy S7

- Luckily they already fixed it
- With their latest update





- Luckily they already fixed it
- With their latest update on July 10, 2018






- But there are other CPU manufacturers as well ...
- ...which are affected
- Need to evaluate the attack on other CPUs as well
- Notify the users ...
- ...and custom ROM developers, e.g., LineageOS


# But wait, what about privileged registers?






• ARM found a closely related Meltdown variant






- ARM found a closely related Meltdown variant
- Read of system registers that are not accessible from current exception level





- ARM found a closely related Meltdown variant
- Read of system registers that are not accessible from current exception level
- ARM Cortex-A15, Cortex-A57 and Cortex-A72 are vulnerable






- ARM found a closely related Meltdown variant
- Read of system registers that are not accessible from current exception level
- ARM Cortex-A15, Cortex-A57 and Cortex-A72 are vulnerable
- Impact: breaking KASLR and pointer authentication


## Demo






• Intel is affected too (May 21, 2018)





- Intel is affected too (May 21, 2018)
  - Almost every CPU (Core i3/i5/i7, 2nd-8th Intel Core, Xeon, Atom, Pentium, ...)





- Intel is affected too (May 21, 2018)
  - Almost every CPU (Core i3/i5/i7, 2nd-8th Intel Core, Xeon, Atom, Pentium, ...)
- Rogue System Register Read (RSRE) (CVE-2018-3640)



## Is Meltdown (or Spectre) a side-channel attack?













• We read the data directly





- We read the data directly
- We use a side channel internally for transmission





- We read the data directly
- We use a side channel internally for transmission
- $\rightarrow\,$  does not make the entire thing a side-channel attack













• Often heard: "Meltdown is speculating beyond faulting instructions"





- Often heard: "Meltdown is speculating beyond faulting instructions"
- $\rightarrow~$  That's not speculative execution





- Often heard: "Meltdown is speculating beyond faulting instructions"
- $\rightarrow~$  That's not speculative execution
  - "Speculating beyond faulting instructions" not even the actual problem






- Often heard: "Meltdown is speculating beyond faulting instructions"
- $\rightarrow~$  That's not speculative execution
  - "Speculating beyond faulting instructions" not even the actual problem
  - AMD does that but is not affected!




- Often heard: "Meltdown is speculating beyond faulting instructions"
- $\rightarrow~$  That's not speculative execution
  - "Speculating beyond faulting instructions" not even the actual problem
  - AMD does that but is not affected!
- $\rightarrow$  Actual problem: fetching & using real values for instructions after faulting ones



# How can this all be fixed?




• Problem is rooted in hardware






- Problem is rooted in hardware
  Race condition between the m
  - Race condition between the memory fetch and corresponding permission check
    - Serialize both of them









- Problem is rooted in hardware
- Race condition between the memory fetch and corresponding permission check
  - Serialize both of them
- Hard split of user space and kernel space
  - New bit in control register





- Problem is rooted in hardware
- Race condition between the memory fetch and corresponding permission check
  - Serialize both of them
- Hard split of user space and kernel space
  - New bit in control register
- + Fix the hardware  $\rightarrow$  long-term solution





- Problem is rooted in hardware
- Race condition between the memory fetch and corresponding permission check
  - Serialize both of them
- Hard split of user space and kernel space
  - New bit in control register
- + Fix the hardware  $\rightarrow$  long-term solution
- Can we fix it in software?




• Kernel addresses in user space are a problem



- Kernel addresses in user space are a problem
- Why don't we take the kernel addresses...

## **Meltdown Mitigation**






### • ...and remove them if not needed?

## **Meltdown Mitigation**





- ...and remove them if not needed?
- User accessible check in hardware is not reliable





• Unmap the kernel in user space





- Unmap the kernel in user space
- Kernel addresses are then no longer present






- Unmap the kernel in user space
- Kernel addresses are then no longer present
- Memory which is not mapped cannot be accessed at all


**KAISER** 





**KAISER** 











• We published KAISER in May 2017 ...






- We published KAISER in May 2017 ...
- ...as a countermeasure against other side-channel attacks






- We published KAISER in May 2017 ...
- ...as a countermeasure against other side-channel attacks
- · Inadvertently defeats Meltdown as well





- We published KAISER in May 2017 ...
- ...as a countermeasure against other side-channel attacks
- · Inadvertently defeats Meltdown as well
- PoC implementation for the Linux kernel





- Hardware interrupt while running in user mode
  - Kernel needs to deal with interrupt but does not exist anymore in address space
  - Traps, NMI, system calls, ...
- Must map some kernel code in user space





• Need to update CR3 in order to switch to other address space





- Need to update CR3 in order to switch to other address space
- How can we do this efficiently?






- Need to update CR3 in order to switch to other address space
- How can we do this efficiently?
- Instead of one PGD, two PGDs are allocated
  - 8k in size and 8k aligned






- · Need to update CR3 in order to switch to other address space
- How can we do this efficiently?
- Instead of one PGD, two PGDs are allocated
  - 8k in size and 8k aligned
- Trick: Just flip bit 12 in the pointer to swap between both halves








- · Need to update CR3 in order to switch to other address space
- How can we do this efficiently?
- Instead of one PGD, two PGDs are allocated
  - 8k in size and 8k aligned
- Trick: Just flip bit 12 in the pointer to swap between both halves








- · Need to update CR3 in order to switch to other address space
- How can we do this efficiently?
- Instead of one PGD, two PGDs are allocated
  - 8k in size and 8k aligned
- Trick: Just flip bit 12 in the pointer to swap between both halves








• Intel and others improved KAISER





- Intel and others improved KAISER
- Merged it into upstream as KPTI (Kernel Page-table Isolation)





- Intel and others improved KAISER
- Merged it into upstream as KPTI (Kernel Page-table Isolation)
- Kernel patches are available for arm64 as well





- Apple released updates in iOS 11.2, macOS 10.13.2 and tvOS 11.2 to mitigate Meltdown
- Boot option: -no-shared-cr3
  - Unmaps the user space while running in kernel mode
  - But not vice versa





- Kernel Virtual Address (KVA) Shadow
- Meltdown Mitigation for Microsoft Windows





- Introducing such a fundamental change to the operating system is extremely challenging
- Our PoC implementation contained many bugs as well

### **Total Meltdown**





- Discovered by Ulf Frisk (@ulffrisk) in the 2018-02 security update
  - CVE-2018-1038
- Modified the PML4 entry of 0x1ed to allow to access page from user-mode
- On Windows 7 and Server 2018 R2: Self-Referencing Entry
- Allows to read and modify entire physical memory

## What now?





- More attacks exploiting performance optimizations in hardware
  - New variants are disclosed frequently





#### A unique chance to

- rethink processor design
- grow up, like other fields (car industry, construction industry)





#### You can find our proof-of-concept implementation on:

• https://github.com/IAIK/meltdown





- Underestimated microarchitectural attacks for a long time
- Meltdown exploit performance optimizations
  - Allow to leak arbitrary memory
- Countermeasures come with a performance impact
- Find trade-offs between security and performance

Moritz Lipp (@mlqxyz) Michael Schwarz (@misc0110) Daniel Gruss (@lavados)

# Meltdown Basics, Details, Consequences

Black Hat USA 2018 9 August, 2018 - Las Vegas, NV, USA

## References

- R. Grisenthwaite. Cache Speculation Side-channels. 2018.
- D. Gruss, M. Lipp, M. Schwarz, R. Fellner, C. Maurice, and S. Mangard. KASLR is Dead: Long Live KASLR. In: ESSoS. 2017.
- Intel Intel Analysis of Speculative Execution Side Channels. Jan. 2018. URL: https://newsroom.intel.com/wpcontent/uploads/sites/11/2018/01/Intel-Analysis-of-Speculative-Execution-Side-Channels.pdf.
- K.Johnson.KVA Shadow: Mitigating Meltdown on Windows.Mar.2018.URL: https://blogs.technet.microsoft.com/srd/2018/03/23/kvashadow-mitigating-meltdown-on-windows/.

- M. Lipp, M. Schwarz, D. Gruss, T. Prescher, W. Haas, A. Fogh, J. Horn, S. Mangard, P. Kocher, D. Genkin, Y. Yarom, and M. Hamburg. Meltdown: Reading Kernel Memory from User Space. In: USENIX Security Symposium. 2018.
- LWN. The current state of kernel page-table isolation. 2017. URL: https://lwn.net/SubscriberLink/741878/eb6c9d3913d7cb2b/.
  - Y. Yarom and K. Falkner. Flush+Reload: a High Resolution, Low Noise, L3 Cache Side-Channel Attack. In: USENIX Security Symposium. 2014.